On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems
Show full item record
Files in this item
| Title: |
On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems |
| Author(s): |
Jayaraman, Srivatsan
|
| Advisor(s): |
Jose, Schutt-Aine E.
|
| Department / Program: |
Electrical and Computer Engineering |
| Graduate Major: |
Electrical and Computer Engineering |
| Degree Granting Institution: |
University of Illinois at Urbana-Champaign |
| Degree: |
M.S. |
| Genre: |
Thesis |
| Subject(s): |
Voltage controlled oscillator
Differential oscillator
|
| Abstract: |
As the clock rates of microprocessors keep increasing, high data rate input/output (IO) should be designed to realize their maximum benefit. However, designing robust, low power, high speed IO links is very challenging due to the increased transmission line loss, cross talk, and signal distortion resulting in intersymbol interference. Synchronous sampling is often employed to overcome these challenges. However, synchronous sampling makes use of a high purity oscillator to minimize the clock jitter. This thesis focuses on the design of a high purity, low power, voltage controlled oscillator to be used as part of the clock data recovery system in a 25 Gb/s serial IO link. |
| Issue Date: |
2009-06-01 |
| URI: |
http://hdl.handle.net/2142/11989
|
| Rights Information: |
Copyright 2009 Srivatsan Jayaraman |
| Date Available in IDEALS: |
2009-06-01 |
| Date Deposited: |
May 2009 |
Items in IDEALS are protected by copyright, with all rights reserved, unless otherwise indicated.
This item appears in the following Collection(s)
Show full item record
Item Statistics
- Total Downloads: 8
- Downloads this Month: 2
- Downloads Today: 0