Browse by Subject "low power"
Now showing items 1-4 of 4
(2012-09-18)This dissertation presents a novel decoupled latency tolerance technique for 1000-core data parallel processors. The approach focuses on developing instruction latency tolerance to improve performance for a single thread. ...
(2009-06-01)While technology scaling has presented many new and exciting opportunities, new design challenges have arisen. Smaller feature sizes have led to increased density and large variations in the delay and power characteristics ...
(2010-01-06)Achieving energy-efficiency in nanoscale CMOS process technologies is made challenging due to the presence of process, temperature and voltage variations. In this thesis, we present soft N-modular redundancy (soft NMR) ...
(2012-06-27)Next-generation ubiquitous computing promises new levels in immersion and seamless technology integration enabled through a profusion of embedded signal processing (DSP)-heavy ultra-low-power (ULP) platforms. This ...