Files in this item



application/pdfYEOH-THESIS-2018.pdf (1MB)
(no description provided)PDF


Title:Analysis of R-2R digital-to-analog converter with equal current switching
Author(s):Yeoh, Mei Ling
Advisor(s):Radhakrishnan, Chandrasekhar; Hanumolu, Pavan K.
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):R-2R, DAC, INL, DNL
Abstract:Analysis and performance tradeoffs of an R-2R digital-to-analog converter with equal current switching are presented. It is shown that for such architecture, the active area of the DAC grows as the resolution increases due to higher matching requirement needed. A fully binary-weighted DAC suffers from well-known differential linearity problems and large switching glitches at the output, while a fully thermometer-coded DAC benefits from the relaxed DNL but requires a large area to realize. The R-2R DAC with equal current switching into the ladder network can be implemented using very low currents with more relaxed current matching requirements over the binary-weighted DAC, and less area over the thermometer-coded DAC.
Issue Date:2018-05-21
Rights Information:Copyright 2018 Mei Ling Yeoh
Date Available in IDEALS:2018-09-27
Date Deposited:2018-08

This item appears in the following Collection(s)

Item Statistics