Files in this item



application/pdfLI-THESIS-2018.pdf (2MB)
(no description provided)PDF


Title:Tutorial on direct digital synthesizer structure improvements and static timing analysis
Author(s):Li, Zexian
Advisor(s):Schutt-Ainé, José E.
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):DDS, FPGA, STA
Abstract:The direct digital frequency synthesizer (DDS) has been widely used in digital communication systems due to its high frequency resolution, fast frequency conversion, and continuous phase change. With the development of microelectronics technology, field-programmable gate array (FPGA) devices have been rapidly developed. Because of FPGAs’ high speed, high integration and field-programmable advantages, the devices are widely used in digital processing and are increasingly favored by hardware circuit design engineers. FPGAs also provide a technique for using digital data processing blocks as a means to generate a frequency and phase tunable output signal referenced to a fixed-frequency precision clock source. Many telecommunication applications require such high-speed switching, fine tunability and superior quality signal source for their components. This thesis will introduce the direct digital synthesizer (DDS) and investigate some ways to optimize the DDS structure to save hardware resources and increase chip speed without sacrificing signal quality. The Verilog hardware description language is used as the development language. This thesis will describe entire designs of both DDS with traditional structure and DDS with new structures. By comparing the outputs, it also examines the corresponding simulation results and verifies the improvement of the signal quality.
Issue Date:2018-12-13
Rights Information:Copyright 2018 Zexian Li
Date Available in IDEALS:2019-02-07
Date Deposited:2018-12

This item appears in the following Collection(s)

Item Statistics