Files in this item

FilesDescriptionFormat

application/pdf

application/pdf01-2221.pdf (4MB)Restricted to U of Illinois
Full TextPDF

Description

Title:Crosstalk Noise and Timing Analysis of Digital VLSI Circuits with Coupled Interconnects
Author(s):Lu, Ninglong
Subject(s):VLSI interconnects
Cross-talk
Delay estimation
Noise
Timing analysis
Issue Date:2001-08
Publisher:Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report:Coordinated Science Laboratory Report no. UILU-ENG-01-2221, DAC-82
Type:Text
Language:English
URI:http://hdl.handle.net/2142/103793
Sponsor:Semiconductor Research Corporation
Date Available in IDEALS:2019-05-10


This item appears in the following Collection(s)

Item Statistics