Browse Research and Tech Reports - Computer Science by Subject "architecture"

  • Crenshaw, Tanya L. (2008-07)
    In 2001, Lui Sha published a paper entitled "Using Simplicity to Control Complexity." It describes an architecture that switches between a high-assurance control subsystem and a high-performance-control subsystem. But his ...

    application/pdf

    application/pdfPDF (2Mb)
  • Tiwari, Abhishek (2008-08)
    Two forms of variation, namely, Spatial or Process Variation, and Temporal Variation or Aging, are becoming severe limiters of performance scaling provided by the Moore's law in the sub-45nm regime. Process variation ...

    application/pdf

    application/pdfPDF (467Kb)
  • Li, Xiaodong; Adve, Sarita V.; Bose, Pradip; Rivers, Jude A. (2007-03)
    This paper concerns the validity of a widely used method for estimating the architecture-level mean time to failure (MTTF) due to soft errors. The method first calculates the failure rate for an architecture-level component ...

    application/pdf

    application/pdfPDF (346Kb)
  • Jiang, Changhao (2007-04)
    As computer architectures become more complex, the task of writing efficient program to best utilize the underlying architecture's power increasingly becomes an extremely difficult and expensive process. Traditional approach ...

    application/pdf

    application/pdfPDF (516Kb)
  • Swarup, Samarth; Mahmud, M.M.Hassan; Lakkaraju, Kiran; Ray, Sylvian R. (2005-02)
    Cognitive architectures should be designed with learning performance as a central goal. A critical feature of intelligence is the ability to apply the knowledge learned in one context to a new context. A cognitive agent ...

    application/pdf

    application/pdfPDF (530Kb)
  • Tuck, James M. (2007-08)
    Improving application performance is a major challenge for computer architects. Two important reasons for it are the shift to multi-core architectures, which will no longer emphasize improvements in instruction-level ...

    application/pdf

    application/pdfPDF (991Kb)
  • Cao, Qing (2008-10)
    Wireless sensor networks promise an unprecedented potential for observing the physical world. Their battery life, however, is usually the bottleneck that limits application lifetime, a problem that is exacerbated by the ...

    application/pdf

    application/pdfPDF (3Mb)
  • David, Francis M.; Chan, Ellick M.; Carlyle, Jeffrey C.; Campbell, Roy H. (2007-03)
    Choices, an object-oriented operating system, has been ported to the ARM architecture. The porting effort was based on the existing code-base for the SPARC processor based SPARCStation 1. Choices supports two ARM-based ...

    application/pdf

    application/pdfPDF (120Kb)
  • Salverda, Pierre M. (2008-04)
    Instruction Level Distributed Processing (ILDP) is a microarchitectural technique that distributes execution, at the granularity of individual instructions, among a number of small, independent processing elements (PEs). ...

    application/pdf

    application/pdfPDF (4Mb)
  • Li, Xiaodong (2008-05)
    Soft errors are a growing concern for processor reliability. Recent work has motivated architecture level studies of soft errors since the architecture level can mask many raw errors and architectural solutions can exploit ...

    application/pdf

    application/pdfPDF (1Mb)
  • Sun, Mu; Rahmaniheris, Maryam; Kim, Cheolgi; Sha, Lui R.; Berlin, Richard B.; Goldman, Julian M. (2012)
    According to the Institute of Medicine (IOM) close to 100,000 safety-related medical incidents happens each year in US due to preventable medical errors. These preventable medical errors are caused by lack of timely and ...

    application/pdf

    application/pdfPDF (1Mb)
  • Mahesri, Aqeel (2009-03)
    There is a large, emerging, and commercially relevant class of applications which stands to be enabled by a significant increase in parallel computing throughput. Moreover, continued scaling of semiconductor technology ...

    application/pdf

    application/pdfPDF (5Mb)