Files in this item

FilesDescriptionFormat

application/pdf

application/pdfCHEN-THESIS-2020.pdf (771kB)Restricted Access
(no description provided)PDF

Description

Title:Clock distribution network techniques
Author(s):Chen, Shuang
Advisor(s):Hanumolu, Pavan Kumar
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:M.S.
Genre:Thesis
Subject(s):clock distribution network
synchronous system
Abstract:Clock distribution networks are essential to synchronous systems. The design of these networks affects the system performance dramatically and sometimes determines whether the chip can function properly or not. This thesis first describes in detail how a synchronous system works. Based on the design metrics such as the clock skew requirement and power requirement, different clock distribution network topologies are then presented, including the popular H tree, grid and serpentine structures. Finally, commonly used techniques for improving clock skew, jitter and power are discussed and conclusions are offered.
Issue Date:2020-06-29
Type:Thesis
URI:http://hdl.handle.net/2142/108669
Rights Information:Copyright 2020 Shuang Chen
Date Available in IDEALS:2020-10-07
Date Deposited:2020-08


This item appears in the following Collection(s)

Item Statistics