Files in this item

FilesDescriptionFormat

application/pdf

application/pdfTruty_Wojciech.pdf (2Mb)
(no description provided)PDF

Description

Title:Design and implementation of a floating point unit for rigel, a massively parallel accelerator
Author(s):Truty, Wojciech J.
Advisor(s):Patel, Sanjay J.
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:M.S.
Genre:Thesis
Subject(s):Floating point
Rigel
parallel
many core
multicore
processor
accelerator
Floating point unit (FPU)
floating point unit
IEEE 754
massively parallel
Abstract:Scientific applications rely heavily on floating point data types. Floating point operations are complex and require complicated hardware that is both area and power intensive. The emergence of massively parallel architectures like Rigel creates new challenges and poses new questions with respect to floating point support. The massively parallel aspect of Rigel places great emphasis on area efficient, low power designs. At the same time, Rigel is a general purpose accelerator and must provide high performance for a wide class of applications. This thesis presents an analysis of various floating point unit (FPU) components with respect to Rigel, and attempts to present a candidate design of an FPU that balances performance, area, and power and is suitable for massively parallel architectures like Rigel.
Issue Date:2010-06-22
URI:http://hdl.handle.net/2142/16472
Rights Information:Copyright 2010 Wojciech Truty
Date Available in IDEALS:2010-06-22
Date Deposited:May 2010


This item appears in the following Collection(s)

Item Statistics

  • Total Downloads: 372
  • Downloads this Month: 3
  • Downloads Today: 0