Files in this item



application/pdf1_Dinh_Quang.pdf (438kB)
(no description provided)PDF


Title:Hardware acceleration for sparse Fourier image reconstruction
Author(s):Dinh, Quang S.
Advisor(s):Bresler, Yoram
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Hardware Acceleration
Sparse Image Reconstruction
Field-Programmable Gate Array (FPGA)
Reconfigurable Computing
Abstract:Several supercomputer vendors now offer reconfigurable computing (RC) systems, combining general-purpose processors with field-programmable gate arrays (FPGAs). The FPGAs can be configured as custom computing architectures for the computationally intensive parts of each application. In this paper we present an RC-based hardware accelerator for an important medical imaging algorithm: iterative sparse Fourier image reconstruction. We transform the algorithm to exploit massive parallelism available in the FPGA fabric. Our design allows different ways of chaining custom pipelined vector engines, so that different computations can be carried out without reconfiguration overhead. Actual runtime performance data show that we achieve up to 10 times speedup compared to the software-only version. The design is estimated to provide even more speedup on a next-generation RC platform.
Issue Date:2010-08-20
Rights Information:Copyright 2009 Quang Sy Dinh
Date Available in IDEALS:2010-08-20
Date Deposited:2010-08

This item appears in the following Collection(s)

Item Statistics