Files in this item



application/pdf9136566.pdf (11MB)Restricted to U of Illinois
(no description provided)PDF


Title:Compiler support for multiple-instruction-issue architectures
Author(s):Chang, Po-hua
Doctoral Committee Chair(s):Hwu, Wen-Mei W.
Department / Program:Electrical and Computer Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Engineering, Electronics and Electrical
Computer Science
Abstract:This dissertation demonstrates that substantial speedup over that for conventional single-instruction-issue architectures can be achieved by multiple-instruction-issue architectures with the support of an optimizing compiler. We have constructed a full-scale C compiler that can learn the dynamic behavior of user programs by profiling, apply the profile information to guide various code improving techniques, and map the program parallelism onto the parallel architecture. Our base code optimization technology is comparable to today's best commercial C compilers. In addition, we have developed aggressive code generation techniques that are tailored to multiple-instruction-issue architectures. Using our compiler, we have characterized the performance of a large class of multiple-instruction-issue architectures with many important application programs and realistic input data.
Issue Date:1991
Rights Information:Copyright 1991 Chang, Po-hua
Date Available in IDEALS:2011-05-07
Identifier in Online Catalog:AAI9136566
OCLC Identifier:(UMI)AAI9136566

This item appears in the following Collection(s)

Item Statistics