IDEALS Home University of Illinois at Urbana-Champaign logo The Alma Mater The Main Quad

A gate-level simulator for alpha-particle-induced transient faults

Show full item record

Bookmark or cite this item: http://hdl.handle.net/2142/23457

Files in this item

File Description Format
PDF 9512321.pdf (3MB) Restricted to U of Illinois (no description provided) PDF
Title: A gate-level simulator for alpha-particle-induced transient faults
Author(s): Cha, Hungse
Doctoral Committee Chair(s): Patael, Janak H.
Department / Program: Engineering, Electronics and Electrical
Discipline: Engineering, Electronics and Electrical
Degree Granting Institution: University of Illinois at Urbana-Champaign
Degree: Ph.D.
Genre: Dissertation
Subject(s): Engineering, Electronics and Electrical
Abstract: Mixed analog and digital mode simulators have been available for accurate alpha-particle-induced transient fault simulation. However, they are not fast enough to simulate a large number of transient faults on a relatively large circuit in a reasonable amount of time. This thesis describes a fast transient fault simulator which can evaluate the effects of alpha-particle hits or single event upsets (SEUs) in CMOS standard cell based synchronous sequential VLSI circuits. The speed comes from approximating the initial analog effects with gate level models, as well as using an improved transient fault simulation algorithm in a hierarchy of simulators. The simulator is shown to be between four to five orders of magnitude faster than a very accurate circuit simulator at the expense of some accuracy and some limitations on the types of circuits simulatable.Using this simulator, benchmark circuits have been tested for their behavior under alpha-particle injections. The experiments show that the one bit flip model is not a good model for injecting faults in highly fault tolerant systems. The experiments also show that at the pin level, no simple model exists which can mimic the behavior of the circuit hit with alpha particles.The simulator's usefulness is also shown in the development of a transient pulse tolerant D flip-flop (DFF). The tool is used to demonstrate the tradeoff between transient pulse tolerance and latch performance.
Issue Date: 1994
Type: Text
Language: English
URI: http://hdl.handle.net/2142/23457
Rights Information: Copyright 1994 Cha, Hungse
Date Available in IDEALS: 2011-05-07
Identifier in Online Catalog: AAI9512321
OCLC Identifier: (UMI)AAI9512321
 

This item appears in the following Collection(s)

Show full item record

Item Statistics

  • Total Downloads: 1
  • Downloads this Month: 0
  • Downloads Today: 0

Browse

My Account

Information

Access Key