Files in this item



application/pdfHu_Dan.pdf (735kB)
(no description provided)PDF


Title:FPGA-based digital phase-locked loop analysis and implementation
Author(s):Hu, Dan
Advisor(s):Schmitz, Christopher D.; Franke, Steven J.
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):digital Phase-locked loop (PLL)
Field Programmable Gate Array (FPGA)-based implementation
Direct Digital Synthesizer (DDS)
Abstract:The thesis presents a digital PLL project that will be used as an ECE 463 lab module and serve as a platform for future communication research projects. Field Programmable Gate Array (FPGA) technology is used for all digital signal processing tasks. A Direct Digital Synthesizer (DDS) is used to synthesize analog output, the frequency of which is controlled digitally by the FPGA. This system is implemented in a way that makes it educational and suitable for a lab module. Unlike purely digital PLL, this project involves several analog circuits soldered on PCBs, which will help the students visualize the signal flow in the PLL and get some exposure to mixed-signal systems.
Issue Date:2011-05-25
Rights Information:Copyright 2011 Dan Hu
Date Available in IDEALS:2011-05-25
Date Deposited:2011-05

This item appears in the following Collection(s)

Item Statistics