IDEALS Home University of Illinois at Urbana-Champaign logo The Alma Mater The Main Quad

Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits

Show simple item record

Bookmark or cite this item: http://hdl.handle.net/2142/32079

Files in this item

File Description Format
PDF Rogachev_Artem.pdf (1MB) Restricted Access (no description provided) PDF
Title: Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits
Author(s): Rogachev, Artem
Advisor(s): Chen, Deming
Department / Program: Electrical & Computer Eng
Discipline: Electrical & Computer Engr
Degree Granting Institution: University of Illinois at Urbana-Champaign
Degree: M.S.
Genre: Thesis
Subject(s): Compact Modeling Graphene Nano Ribbons Statistical Static Timing Analysis Process Variations Thermal
Abstract: With technology scaling, the variability of device parameters continues to increase. Both performance and power consumption are quite sensitive to process parameters (PP) such as length, width, doping, and oxide thickness. As a result it is critical to predict the effect of these process variations (PV) on the future manufactured die. Guard-banding is often used to safe-guard against these variations, but it is usually too pessimistic. An alternative is to perform Monte Carlo (MC) simulation. However, this can be very computationally expensive and impractical for large circuits with multiple design iterations. Statistical static timing analysis (SSTA) has been proposed to quickly estimate the performance of a circuit under process variations (PV). Even though this has been a well studied topic, to the best of the author’s knowledge, no one has considered the impact of the statistical thermal profile during statistical analysis of the propagation delay. The first part of this work presents a SSTA tool which considers this interdependence and produces accurate timing estimation. Besides traditional silicon transistors, graphene nano-ribbon (GNR) transistors are promising candidates for future scaled technologies. They offer high-mobility and mean free path and are very robust. Because these devices are very small, the impact of PVs is expected to be very large. Unlike CMOS, the evaluation of circuit-level impact of PVs on GNR field effect transistors is in very early stages. Regardless of whether SSTA, MC simulation, or guard banding is used, a compact, parameterizable, SPICE compatible model is necessary to enable any of those approaches. For this reason, the second part of this thesis focuses on the development of such a model, its verification, and application to circuit-level simulations.
Issue Date: 2012-06-27
URI: http://hdl.handle.net/2142/32079
Rights Information: Copyright Artem Rogachev
Date Available in IDEALS: 2012-06-27
Date Deposited: 2012-05
 

This item appears in the following Collection(s)

Show simple item record

Item Statistics

  • Total Downloads: 0
  • Downloads this Month: 0
  • Downloads Today: 0

Browse

My Account

Information

Access Key