Files in this item
Files | Description | Format |
---|---|---|
application/pdf ![]() ![]() | (no description provided) |
Description
Title: | Word Level Predicate Generation for GoldMine |
Author(s): | Xia, Tian |
Contributor(s): | Vasudevan, Shobha |
Subject(s): | GoldMine
automatic assertion |
Abstract: | GoldMine is an automatic assertion generation tool that uses data mining and static analysis to generate bit level assertions for a register transfer level (RTL) design. These bit level assertions can be verbose, and consequently less usable. Recent studies show that word level assertions have higher expressiveness and less redundancy than bit level assertions. This thesis presents an implementation of a word level predicate generation engine for GoldMine. The implementation instruments RTL source code to record which conditional statements will be executed during simulation. The implementation reads the simulation data to generate concrete word level predicates. GoldMine utilizes the generated predicates to mine word level assertions. |
Issue Date: | 2013-05 |
Genre: | Other |
Type: | Text |
Language: | English |
URI: | http://hdl.handle.net/2142/47617 |
Publication Status: | unpublished |
Peer Reviewed: | not peer reviewed |
Date Available in IDEALS: | 2014-03-19 |
This item appears in the following Collection(s)
-
Senior Theses - Electrical and Computer Engineering
The best of ECE undergraduate research