Files in this item



application/pdf8310021.pdf (4MB)Restricted to U of Illinois
(no description provided)PDF


Title:Large-Scale Circuit Simulation (Vlsi, Spice, Premos, Analysis, Sequencing, Nonlinear, Iteration, Gauss-Seidel)
Author(s):Wei, You-Pang
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Engineering, Electronics and Electrical
Abstract:The simulation of VLSI circuits falls beyond the capabilities of conventional circuit simulators like SPICE. On the other hand, conventional logic simulators can only give the results of logic levels "1" and "0" with the attendant loss of detail in the waveforms. The aim of developing large-scale circuit simulation is to bridge the gap between conventional circuit simulation and logic simulation.
This research is to investigate new approaches for fast and relatively accurate time-domain simulation of MOS LSI and VLSI circuits. New techniques and new algorithms are studied in the following areas: (1) analysis sequencing (2) nonlinear iteration (3) modified Gauss-Seidel method (4) latency criteria and timestep control scheme. The developed methods have been implemented into a simulation program PREMOS which could be used as a design verification tool for MOS circuits.
Issue Date:1983
Description:171 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1983.
Other Identifier(s):(UMI)AAI8310021
Date Available in IDEALS:2014-12-15
Date Deposited:1983

This item appears in the following Collection(s)

Item Statistics