Files in this item

FilesDescriptionFormat

application/pdf

application/pdf8521866.pdf (8MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Switch-Level Timing Simulation of Mos Vlsi Circuits
Author(s):Rao, Vasant Bangalore
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:Ph.D.
Genre:Dissertation
Subject(s):Engineering, Electronics and Electrical
Abstract:This dissertation deals with the development of a fast and accurate simulation tool for very-large-scale integrated (VLSI) circuits of metal-oxide-semiconductor (MOS) transistors. Such tools are called switch-level timing simulators and they provide adequate information on the performance of the circuits with a reasonable expenditure of computation time even for very large circuits. The algorithms presented in this thesis can handle only n-channel MOS (NMOS) circuits, but are easily extendible to handle complementary MOS (CMOS) circuits as well.
An NMOS circuit is modeled as a set of nodes connected by transistor switches. Three strengths and three states are used to represent the signals at the nodes in the circuit. The strengths in decreasing order are input, pullup and normal. The three states used are 0, u, and 1 with 0 and 1 representing the conventional low and high signal values respectively while the u state is used to represent intermediate signal values and sometimes to represent situations of conflict. Each switch is either open, closed, or in an intermediate state.
The enhancement transistors in the NMOS network are first partitioned into driver and pass transistors. The NMOS network itself is then partitioned into multifunctional blocks (MFB), pass transistor blocks (PTB), and input sources (SRC). The partitioning is an automatic process that is completely transparent to the user and can be performed in linear time. The partitioned blocks are then ordered for processing so that, whenever possible, a block is scheduled for processing only after all its inputs have been previously processed. Since this is not possible for blocks forming feedback, loops, a novel dynamic windowing scheme is used to schedule such blocks.
The blocks in the partitioned network are then simulated at the switch level using graph algorithms, producing so-called, zero-delay ternary signal waveforms. The zero-delay signal transitions are then delayed by using delay and filtering operators. The characteristics of the delay operator are computed in a presimulation phase by simulating five different circuit primitives using an accurate circuit simulator such as SPICE2. These characteristics are stored in a table. During the simulation a circuit block is mapped onto one of the five primitives and appropriate delay values are obtained by fast table lookup techniques. Several factors such as block configuration, loading, device geometries, and input slew rates are taken into account while computing the delay values.
The algorithms presented in this thesis have been implemented in a computer program called MOSTIM. In all the circuits simulated thus far, MOSTIM provides timing information with an accuracy of within 10% of that provided by SPICE2, at approximately two orders of magnitude faster in simulation speed.
Issue Date:1985
Type:Text
Description:245 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1985.
URI:http://hdl.handle.net/2142/69310
Other Identifier(s):(UMI)AAI8521866
Date Available in IDEALS:2014-12-15
Date Deposited:1985


This item appears in the following Collection(s)

Item Statistics