Files in this item



application/pdfYang_Xiu.pdf (1MB)Restricted to U of Illinois
(no description provided)PDF


Title:Logic upset induced by substrate current during power-on ESD
Author(s):Xiu, Yang
Advisor(s):Rosenbaum, Elyse
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):power-on electrostatic discharge (ESD)
soft failure
substrate current
system-level electrostatic discharge (ESD)
Abstract:In this thesis, we will describe an experimental study of one possible soft failure mechanism during power-on electrostatic discharge (ESD). For contact discharge into a test chip mounted on a board, logic upsets can be triggered by a parasitic NPN structure which couples the ESD protection to an N+ diffusion in the core circuitry. This type of upset often involves contention between the transistor and the parasitic structure. Therefore, the likelihood for logic upsets to occur is sensitive to transistor sizing, as well as the collection efficiency of the parasitic structure. The collection efficiency is affected by various factors, including spacing and collector size. The occurrence of logic upsets is dependent on the ESD pulse injected. They are observed during transmission line pulses of various widths, where the upset pattern changes according to the pulse width. Upsets are also observed during system-level ESD tests, such as the ISO 10605 stress.
Issue Date:2015-01-21
Rights Information:Copyright 2014 Yang Xiu
Date Available in IDEALS:2015-01-21
Date Deposited:2014-12

This item appears in the following Collection(s)

Item Statistics