Files in this item

FilesDescriptionFormat

application/pdf

application/pdfB37-1047.pdf (6MB)
(no description provided)PDF

application/pdf

application/pdf85-2222.pdf (539kB)
CoverPDF

Description

Title:A Network Flow Approach to the Wafer Scale Integration of VLSI Arrays
Author(s):Codenotti, Bruno; Tamassia, Roberto
Subject(s):Network flow
VLSI array
Fault tolerance
Issue Date:1985-06
Publisher:Coordinated Science Laboratory
Series/Report:Coordinated Science Laboratory Report no. UILU-ENG 85-2222, R-1047, ACT-61
Genre:Report
Type:Text
Language:English
Description:Coordinated Science Laboratory was formerly known as Control Systems Laboratory
URI:http://hdl.handle.net/2142/74212
Sponsor:Joint Services Electronics Program / N00014-84-C-0149
Fulbright grant
Date Available in IDEALS:2015-04-06
2017-07-14


This item appears in the following Collection(s)

Item Statistics