Files in this item

FilesDescriptionFormat

application/pdf

application/pdfB37-ACT_104.pdf (4MB)
(no description provided)PDF

Description

Title:Recursive Gate-Arrays
Author(s):Chiang, C.; Maddila, S.; Sarrafzadeh, M.
Subject(s):Gate-array
VLSI layout placement
Knock-knee model
Issue Date:1988-12
Publisher:Applied Computation Theory, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report:Coordinated Science Laboratory Report no. UILU-ENG-88-2262, ACT-104
Genre:Report
Type:Text
Language:English
Description:Coordinated Science Laboratory was formerly known as Control Systems Laboratory
URI:http://hdl.handle.net/2142/74235
Sponsor:Joint Services Electronics Program / N00014-84-C-0149
National Science Foundation / MIP-8709074 and ECS-8410902
Date Available in IDEALS:2015-04-06
2017-07-14


This item appears in the following Collection(s)

Item Statistics