Files in this item



application/pdfLIU-THESIS-2015.pdf (2MB)
(no description provided)PDF


Title:Design of all digital phase-locked loop in serial link communication
Author(s):Liu, Yubo
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):phase-locked loop (PLL)
serial link
all digital phase-locked loop (ADPLL)
Abstract:The speed of wireline and wireless communication systems has been increasing aggressively over the past decade. Multi-GHz clocks are in demand more than ever. In particular, wireline inter-IC communications systems such as broadband Internet, multi-core CPU and system-on-chip have fueled the research on faster on-chip clock synthesizers. In addition, mobile products such as cell-phones and tablets have permeated the consumer market. Since these devices are battery-powered, it is necessary to minimize the battery consumption of the communication system circuitry inside to extend the battery life. As a result, low-power inter-IC communication design is another topic that is gaining interest. In high speed links, clocking circuitry is vital, and phase-locked loop (PLL) is at the heart of every on-chip clocking circuit. The clocking circuitry needs to be robust, low-power and fast in order to fulfill the increasing demand for high data rate links. The performance of the input/output (I/O) communication channel needs to scale proportionally with the semiconductor fabrication technology (SFT). However, conventional analog PLLs are often incompatible from one technology node to the next and require entirely new designs. In recent years, with the increased performance of digital circuits, all digital PLL (ADPLL) has achieved speed performance similar to that of analog PLL. Since digital logic is more robust, portable, and power efficient, ADPLL is gaining traction in research. This thesis presents the fundamentals and an in-depth analysis of the conventional analog PLL in Chapters 2 and 3. Then the discussion dives into ADPLL. Chapter 4 presents the building blocks and loop analysis of the ADPLL. Chapter 5 presents jitter sources and jitter analysis inside the ADPLL. Chapter 6 presents an ADPLL in model and transistor design. It has center frequency of 1.6GHz and operates from 1.2GHz to 2.0GHz. Chapter 7 concludes the thesis and discusses future work.
Issue Date:2015-04-17
Rights Information:Copyright 2015 Yubo Liu
Date Available in IDEALS:2015-07-22
Date Deposited:May 2015

This item appears in the following Collection(s)

Item Statistics