Files in this item

FilesDescriptionFormat

application/pdf

application/pdf3023242.pdf (7MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Design of Energy Efficient SOC With PIM Architecture and Deep Submicron Circuit Techniques
Author(s):Yoo, Seung-Moon
Doctoral Committee Chair(s):Kang, Sung-Mo (Steve); Torrellas, Josep
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:Ph.D.
Genre:Dissertation
Subject(s):Engineering, Electronics and Electrical
Abstract:To tackle problems such as tremendously increased leakage current and power consumption due to the scaled threshold voltage of the transistor and increased number of gates in future VLSI chips, sub-1-V circuit techniques to suppress leakage current while meeting performance requirement are developed. High efficient charge recycling logic using charge sharing in the precharge cycle with no pre-evaluation problems and using ac power clocks with bootstrapped NMOS transistors are designed to reduce active power consumption further.
Issue Date:2001
Type:Text
Language:English
Description:139 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001.
URI:http://hdl.handle.net/2142/80745
Other Identifier(s):(MiAaPQ)AAI3023242
Date Available in IDEALS:2015-09-25
Date Deposited:2001


This item appears in the following Collection(s)

Item Statistics