Files in this item

FilesDescriptionFormat

application/pdf

application/pdf3070503.pdf (5MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Low-Power CMOS Circuits for High-Performance Deep Submicron System on a Chip
Author(s):Kim, Chulwoo
Doctoral Committee Chair(s):Sung-Mo Kang
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:Ph.D.
Genre:Dissertation
Subject(s):Engineering, Electronics and Electrical
Abstract:Delay-locked loop (DLL)-based clock multipliers have several inherent advantages over conventional PLL-based clock multipliers. We propose a phase detector with reset circuitry and a new frequency multiplier to overcome the limited locking range and frequency multiplication problem of conventional DLL-based system.
Issue Date:2001
Type:Text
Language:English
Description:118 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2001.
URI:http://hdl.handle.net/2142/80811
Other Identifier(s):(MiAaPQ)AAI3070503
Date Available in IDEALS:2015-09-25
Date Deposited:2001


This item appears in the following Collection(s)

Item Statistics