Files in this item



application/pdf3182218.pdf (4MB)Restricted to U of Illinois
(no description provided)PDF


Title:Multiple-Pass Pipelining: Enhancing in-Order Microarchitectures to Out-of-Order Performance
Author(s):Barnes, Ronald D., Jr
Doctoral Committee Chair(s):Hwu, Wen-Mei W.
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Engineering, Electronics and Electrical
Abstract:With two-pass pipelining, programs execute on two in-order back-end pipelines coupled by a queue. The "advance" pipeline often defers instructions dispatching with unready operands rather than stalling. The "backup" pipeline allows concurrent resolution of instructions deferred by the first pipeline allowing overlapping of useful "advanced" execution with miss resolution. Multipass pipelining is based upon a similar concept, but overcomes the shortfalls of two-pass pipelining through simultaneous execution of architectural and advance instructions on a common pipeline in a simultaneous multithreading-like fashion. These techniques perform similarly to achievable out-of-order designs while comparing favorably in terms of power and complexity. An accompanying compiler technique and instruction marking further enhances the handling of miss latencies and reduces fruitless speculative execution by statically denoting instructions that, when stalled, indicate there is little opportunity for advanced execution.
Issue Date:2005
Description:150 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2005.
Other Identifier(s):(MiAaPQ)AAI3182218
Date Available in IDEALS:2015-09-25
Date Deposited:2005

This item appears in the following Collection(s)

Item Statistics