Files in this item



application/pdf9812665.pdf (5MB)Restricted to U of Illinois
(no description provided)PDF


Title:Low-Spurious Analog-to-Digital Conversion Using Multi-Stage Code-Error Calibration
Author(s):Kwak, Sung Ung
Doctoral Committee Chair(s):Song, Bang-Sup
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Engineering, Electronics and Electrical
Abstract:This thesis presents a 5-5-5-6b pipelined ADC architecture that alleviates the requirements for initial capacitor matching and residue amplifier settling accuracy. The two 5-bit MSB stages are digitally calibrated to implement a 15-bit, 5 Msample/s low-spurious ADC using 1.4 $\mu$m CMOS. A skip-and-fill algorithm with non-linear interpolation also opens up the possibility of calibrating ADCs in the background synchronously with their normal operations. Interpolation results for the background calibration are compared with the foreground calibration results. The prototype ADC exhibits a DNL of +0.75/$-$0.6 LSB, an INL of +1.77/$-$1.58 LSB, and all spurious components are suppressed to below $-$93 dB when sampled at 5 MHz. The chip occupies an active area of 27 mm$\sp2,$ and the analog part consumes 60 mW at 5 V. Memory and arithmetic units for calibration are supplied externally in testing.
Issue Date:1997
Description:139 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1997.
Other Identifier(s):(MiAaPQ)AAI9812665
Date Available in IDEALS:2015-09-25
Date Deposited:1997

This item appears in the following Collection(s)

Item Statistics