Files in this item



application/pdf9812752.pdf (3MB)Restricted to U of Illinois
(no description provided)PDF


Title:Hierarchical Simulation to Assess Hardware and Software Dependability
Author(s):Ries, Gregory Lawrence
Doctoral Committee Chair(s):Iyer, Ravishankar K.
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Computer Science
Abstract:The simulation method is demonstrated and validated in four case studies that analyze a commercial, high-speed networking system called Myrinet. One key result from the case studies shows that the simulation method predicts that same fault impact 87.5% of the time, as is obtained by similar fault injections into a real Myrinet system. Reasons for the remaining discrepancy are examined in the thesis. A second key result shows the reduction in the number of simulations needed due to the fault dictionary method. In one case study, 500 faults were injected at the chip level, but only 255 propagated to the system level. of these 255 faults, 110 shared identical fault dictionary entries at the system level and so did not need to be resimulated. The necessary number of system-level simulation was therefore reduced from 500 to 145. Finally, third result in the case studies shows how the simulation method can be used to improve the dependability of the target system. The simulation analysis was used to add recovery to the target software for the most common fault propagation mechanisms that would cause the software to hang. After the modification, the number of hangs was reduced by 60% for fault injection into the real system.
Issue Date:1997
Description:78 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1997.
Other Identifier(s):(MiAaPQ)AAI9812752
Date Available in IDEALS:2015-09-25
Date Deposited:1997

This item appears in the following Collection(s)

Item Statistics