Files in this item

FilesDescriptionFormat

application/pdf

application/pdf9955639.pdf (6MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:A Fast Timing Simulator With Accurate Reduced-Order Interconnect Models
Author(s):Kutuk, Haydar
Doctoral Committee Chair(s):Kang, Sung-Mo (Steve)
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:Ph.D.
Genre:Dissertation
Subject(s):Engineering, Electronics and Electrical
Abstract:The methodologies and techniques developed in this research are implemented in a fast interconnect/timing simulator, ILLIADS-I. In their practical implementation the robustness of the interconnect models is further improved to achieve absolute numerical stability in addition to their theoretical passivity and stability. Unlike other approaches, the interconnect simulation methods in ILLIADS-I do not handle the interconnect network separately for obtaining and then placing a corresponding stamp into a SPICE-like simulator. The accuracy and speed have been demonstrated for a number of circuits for various loads and input waveforms. Experimental results show that ILLIADS-I is both accurate and fast. The speed advantage is shown to increase with the circuit size for multilevel interconnect networks with nonlinear driver and load circuits. In addition to ILLIADS-I, a stand-alone linear interconnect simulator called iPINTA (Illinois Passive Interconnect Analyzer) has been developed. This simulator is a complete tool for analyzing linear multiport interconnect networks based on interconnect simulation principles described in the thesis.
Issue Date:2000
Type:Text
Language:English
Description:125 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2000.
URI:http://hdl.handle.net/2142/81322
Other Identifier(s):(MiAaPQ)AAI9955639
Date Available in IDEALS:2015-09-25
Date Deposited:2000


This item appears in the following Collection(s)

Item Statistics