Files in this item



application/pdf9971188.pdf (4MB)Restricted to U of Illinois
(no description provided)PDF


Title:1-Gs/s, 14-Bit Digital -to -Analog Converter and Track -and -Hold Amplifier
Author(s):Seo, Dongwon
Doctoral Committee Chair(s):Feng, Milton
Department / Program:Electrical Engineering
Discipline:Electrical Engineering
Degree Granting Institution:University of Illinois at Urbana-Champaign
Subject(s):Engineering, Electronics and Electrical
Abstract:A 1-GS/s, 14-bit track-and-hold amplifier (THA) has been studied as the second half of this dissertation research. The THA is a key subcircuit in a data acquisition and conversion system. The input buffer of the THA employs an open-loop linearization technique to reduce distortion and increase bandwidth. The hold-mode feedthrough is reduced by the replica switch technique. The parasitic capacitance compensation technique is employed to further improve the signal bandwidth of the THA. Simulation results indicate that the parasitic capacitance compensation technique improves the bandwidth by approximately a factor of 5. The THA circuit was also designed using a 60-GHz fT InGaP/GaAs HBT technology. Simulation results are 83-dB SFDR at 100-MHz sampling frequency, 65-dB SFDR at 1-GHz sampling frequency, and 60-dB SFDR at 2-GHz sampling frequency under all Nyquist conditions.
Issue Date:2000
Description:119 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2000.
Other Identifier(s):(MiAaPQ)AAI9971188
Date Available in IDEALS:2015-09-25
Date Deposited:2000

This item appears in the following Collection(s)

Item Statistics