Files in this item

FilesDescriptionFormat

application/pdf

application/pdf3153411.pdf (5MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Chip Multiprocessors With Speculative Multithreading: Design for Performance and Energy Efficiency
Author(s):Renau, Jose
Doctoral Committee Chair(s):Torrellas, Josep
Department / Program:Computer Science
Discipline:Computer Science
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:Ph.D.
Genre:Dissertation
Subject(s):Computer Science
Abstract:Experiments with the SpecInt 2000 codes show that a CMP with 4 3-issue cores and support for SM delivers a speedup of 1.27 over a 3-issue superscalar. The SM CMP is even faster than a 6-issue superscalar at the same frequency, and consumes only 85% of its power. In fact, for the same average power in both chips, the SM CMP is 1.13 times faster than the 6-issue superscalar on average.
Issue Date:2004
Type:Text
Language:English
Description:75 p.
Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2004.
URI:http://hdl.handle.net/2142/81651
Other Identifier(s):(MiAaPQ)AAI3153411
Date Available in IDEALS:2015-09-25
Date Deposited:2004


This item appears in the following Collection(s)

Item Statistics