Files in this item

FilesDescriptionFormat

application/pdf

application/pdfB61-UILU-ENG-94-2236-CRHC-94-21_opt.pdf (2MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Design, Analysis and Reconfiguration of Defect-Tolerant VLSI and Parallel Processor Arrays
Alternative Title:Design, Analysis, and Reconfiguration of Defect-Tolerant VLSI and Parallel Processing Arrays
Author(s):Shi, Weiping
Subject(s):Reconfiguration
Analysis
Design
Defect-tolerant
VLSI parallel processing arrays
Issue Date:1994-09
Publisher:Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report:Coordinated Science Laboratory Report no. UILU-ENG-94-2236, CRHC-94-21
Genre:Report
Type:Text
Language:English
URI:http://hdl.handle.net/2142/88482
Sponsor:Semiconductor Research Corporation
Date Available in IDEALS:2015-12-10


This item appears in the following Collection(s)

Item Statistics