Files in this item

FilesDescriptionFormat

application/pdf

application/pdfB45-CSG-51_opt.pdf (2MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:Totally Self-Checking Circuits and Testable CMOS Circuits
Author(s):Jha, Niraj Kumar
Subject(s):Concurrent error detection
CMOS
Domino-CMOS
Design
Encoding
Fault models
Self-checking circuits
Testability
nMOS
Issue Date:1986-06
Publisher:Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Series/Report:Coordinated Science Laboratory Report no. UILU-ENG-86-2217, CSG-51
Genre:Report
Type:Text
Language:English
URI:http://hdl.handle.net/2142/88593
Sponsor:Naval Electronics Systems Command, Office of Naval Research / VHSIC contract N00039-80-C-0556
Semiconductor Research Corporation / SRC RSCH 84-06-049 and 83-01-014
Date Available in IDEALS:2015-12-10


This item appears in the following Collection(s)

Item Statistics