Design of a low-power PLL

Abstract

Nowadays, the main trend of designing a chip is to make it consume low power and occupy as small area as possible. Phase-locked Loop(PLL) is widely used in analog, digital, RF and communication systems. PLL is mostly used as a clock generator which produces a clock signal that synchronizes a circuit’s operation. CMOS technology is commonly used in making integrated circuits. This thesis focuses on the simulation and design of low power CMOS PLL integrated circuits using 180 μm technology. The first section of the thesis will present the most conventional analog PLL. Then in the second section a proposed design of PLL will be discussed.