Files in this item

FilesDescriptionFormat

application/pdf

application/pdfYAP-THESIS-2016.pdf (1MB)Restricted to U of Illinois
(no description provided)PDF

Description

Title:2D material devices for low power logic and memory applications
Author(s):Yap, Wui Chung
Advisor(s):Zhu, Wenjuan
Department / Program:Electrical & Computer Eng
Discipline:Electrical & Computer Engr
Degree Granting Institution:University of Illinois at Urbana-Champaign
Degree:M.S.
Genre:Thesis
Subject(s):2D materials
Low power
Abstract:This thesis investigates low power tunneling field effect transistors (task 1) and low power ferroelectric memory devices (task 2) based on two-dimensional (2D) materials. In the first task, electrical characteristics of mechanically exfoliated n-type Molybdenum Disulfide (MoS2 ) and a new p-type material Germanium Selenide (GeSe) were investigated. The pn junctions based on GeSe/MoS2 heterostructures were fabricated and showed excellent rectifying characteristics, demonstrating for the first time the viability of using GeSe/MoS2 heterostructures as 2D pn junctions. In the second project, 2D material ferroelectric field effect transistors (FeFETs), with MoS2 as the channel material and doped Hafnium Oxide (HfO2) as the ferroelectric gate dielectrics were explored. The electrical characteristics revealed a ferroelectric memory window, and effects associated with ferroelectric materials such as the wake-up effect and polarization fatigue were observed. Future research in both projects can potentially lead to advances of 2D materials in low power logic and memory applications.
Issue Date:2016-07-14
Type:Thesis
URI:http://hdl.handle.net/2142/95528
Rights Information:Copyright 2016 Wui Chung Yap
Date Available in IDEALS:2017-03-01
Date Deposited:2016-12


This item appears in the following Collection(s)

Item Statistics