2026-09-20T16:34:35Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/11989 2023-07-10 col_2142_8888 col_2142_5131 com_2142_8887 com_2142_234 com_2142_5130

Schutt-Ainé, José E. Jayaraman, Srivatsan 2009-06-01T16:07:25Z 2009-06-01T16:07:25Z 2011-06-02T10:00:09Z 2009-06-01T16:07:25Z As the clock rates of microprocessors keep increasing, high data rate input/output (IO) should be designed to realize their maximum benefit. However, designing robust, low power, high speed IO links is very challenging due to the increased transmission line loss, cross talk, and signal distortion resulting in intersymbol interference. Synchronous sampling is often employed to overcome these challenges. However, synchronous sampling makes use of a high purity oscillator to minimize the clock jitter. This thesis focuses on the design of a high purity, low power, voltage controlled oscillator to be used as part of the clock data recovery system in a 25 Gb/s serial IO link. Item deposited via ETD process 2009-06-01. Made available in DSpace on 2009-06-01T16:07:25Z (GMT). No. of bitstreams: 2 license.txt: 4069 bytes, checksum: b30220092bc2d61195a030e8d50b5d84 (MD5) Jayaraman_Srivatsan.pdf: 806976 bytes, checksum: 9455317bf310e543ccf96c016fe20678 (MD5) Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Timothy Donohue (tdonohue@illinois.edu) on 2009-06-01T16:07:37Z Item is restricted until 2011-06-01T16:07:37Z Item reinstated by Sarah Shreeves (sshreeve@illinois.edu) on 2011-06-02T10:00:08Z Item was in collections: Dissertations and Theses - Electrical and Computer Engineering (ID: 446) University of Illinois Dissertations and Theses (ID: 204) No. of bitstreams: 3 Jayaraman_Srivatsan.pdf.txt: 51503 bytes, checksum: ffc891571266f622bb432e2c78a916fb (MD5) license.txt: 4069 bytes, checksum: b30220092bc2d61195a030e8d50b5d84 (MD5) Jayaraman_Srivatsan.pdf: 806976 bytes, checksum: 9455317bf310e543ccf96c016fe20678 (MD5) Item released from any restrictions by Sarah Shreeves (sshreeve@illinois.edu) on 2011-06-02T10:00:09Z http://hdl.handle.net/2142/11989 Copyright 2009 Srivatsan Jayaraman Voltage controlled oscillator Differential oscillator On-Chip Voltage Controlled Oscillator for Clock Data Recovery Systems 2009-5 Electrical and Computer Engineering Electrical and Computer Engineering University of Illinois at Urbana-Champaign Thesis M.S.