<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/oai-pmh.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-09-19T16:34:05Z</responseDate>
  <request identifier="oai:www.ideals.illinois.edu:2142/16137" metadataPrefix="etdms" verb="GetRecord">https://www.ideals.illinois.edu/oai-pmh</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:www.ideals.illinois.edu:2142/16137</identifier>
        <datestamp>2023-07-10</datestamp>
        <setSpec>col_2142_5131</setSpec>
        <setSpec>col_2142_10761</setSpec>
        <setSpec>com_2142_5130</setSpec>
        <setSpec>com_2142_10755</setSpec>
        <setSpec>com_2142_234</setSpec>
      </header>
      <metadata>
        <thesis xmlns="http://www.ndltd.org/standards/metadata/etdms/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.ndltd.org/standards/metadata/etdms/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdms11.xsd http://purl.org/dc/elements/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdmsdc.xsd">
          <dc:contributor>Hwu, Wen-Mei W.</dc:contributor>
          <dc:creator>Huang, Xiaohuang</dc:creator>
          <dc:date>2010-05-19T18:38:28Z</dc:date>
          <dc:date>2010-05-19T18:38:28Z</dc:date>
          <dc:date>2010-05-19T18:38:28Z</dc:date>
          <dc:description>There are two venues for many-core machines to gain higher performance: increasing the number of processors and
number of vector units in one SIMD processor. A truly scalable algorithm should take advantage for both venues.
However, most of past research, on scalable memory allocators such as atomic operation based lock-free algorithms,
can be scalable with number of processors growing, but have poor scalability with the number of vector units in one
SIMD processor growing. As a result, they are not truly scalable in many-core architecture.
In this work, we introduce our proposed solution used in the design of XMalloc, an truly scalable, efficient lockfree
memory allocator. We will present (1) Our solution for transforming traditional atomic CAS(Compare-And-Swap)
based lock-free algorithm to be truly scalable for many-core architecture. (2) A hierarchical cache-like buffer solution
to reduce the average latency for accessing non-scalable or slow resource such as the memory system in many-core
machine.
We used XMalloc as a memory allocator for NVIDIA Tesla C1600 with 240 processing units. Our experimental
results show that XMalloc achieves very good scalability in terms of the number of processors and the number of
vector units in each SIMD processor growing. Our truly scalability lock-free solution achieve 211 times speedup
comparing to the common lock-free solution.</dc:description>
          <dc:description>Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-04-30T21:40:32Z
Item was in collections:
University of Illinois Theses &amp; Dissertations (ID: 1)
No. of bitstreams: 1
Huang_Xiaohuang.pdf: 274610 bytes, checksum: c2551791ce0d8e29bd3ce62b4746f854 (MD5)</dc:description>
          <dc:date>2010-5</dc:date>
          <dc:description>Made available in DSpace on 2010-05-19T18:38:28Z (GMT). No. of bitstreams: 2
Huang_Xiaohuang.pdf: 274610 bytes, checksum: c2551791ce0d8e29bd3ce62b4746f854 (MD5)
license.txt: 4065 bytes, checksum: 43764337f7f6472af98d62b35294cd29 (MD5)</dc:description>
          <dc:identifier>http://hdl.handle.net/2142/16137</dc:identifier>
          <dc:language>en</dc:language>
          <dc:rights>Copyright 2010 Xiaohuang Huang</dc:rights>
          <dc:subject>General-purpose computing on graphics processing units (GPGPU)</dc:subject>
          <dc:subject>Memory Allocation</dc:subject>
          <dc:title>Xmalloc: a scalable lock-free dynamic memory allocator for many-core machines</dc:title>
          <degree>
            <department>Computer Science</department>
            <departmentCode>1434</departmentCode>
            <discipline>Computer Science</discipline>
            <disciplineCode>0112</disciplineCode>
            <grantor>University of Illinois at Urbana-Champaign</grantor>
            <level>Thesis</level>
            <name>M.S.</name>
            <program>MS:Computer Science -UIUC</program>
            <programCode>10KS0112MS</programCode>
          </degree>
        </thesis>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
