2026-09-19T23:17:07Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/16472 2023-07-10 col_2142_8888 col_2142_5131 com_2142_8887 com_2142_234 com_2142_5130

Patel, Sanjay J. Truty, Wojciech J. 2010-06-22T19:37:13Z 2010-06-22T19:37:13Z 2010-06-22T19:37:13Z Scientific applications rely heavily on floating point data types. Floating point operations are complex and require complicated hardware that is both area and power intensive. The emergence of massively parallel architectures like Rigel creates new challenges and poses new questions with respect to floating point support. The massively parallel aspect of Rigel places great emphasis on area efficient, low power designs. At the same time, Rigel is a general purpose accelerator and must provide high performance for a wide class of applications. This thesis presents an analysis of various floating point unit (FPU) components with respect to Rigel, and attempts to present a candidate design of an FPU that balances performance, area, and power and is suitable for massively parallel architectures like Rigel. Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2010-04-07T18:03:24Z Item was in collections: University of Illinois Theses & Dissertations (ID: 1) No. of bitstreams: 1 Truty_Wojciech.pdf: 2200630 bytes, checksum: 0e2524111dedd16b2fe903ca3f33328e (MD5) 2010-5 Made available in DSpace on 2010-06-22T19:37:13Z (GMT). No. of bitstreams: 2 Truty_Wojciech.pdf: 2200630 bytes, checksum: 0e2524111dedd16b2fe903ca3f33328e (MD5) license.txt: 4062 bytes, checksum: d090a77084c428f46d09b7c97a2e6d41 (MD5) http://hdl.handle.net/2142/16472 en Copyright 2010 Wojciech Truty Floating point Rigel parallel many core multicore processor Accelerator Floating point unit (FPU) floating point unit IEEE Standard for Floating-Point Arithmetic (IEEE 754) Massively parallel Design and implementation of a floating point unit for rigel, a massively parallel accelerator Electrical & Computer Engineering 1933 Electrical & Computer Engineering 1200 University of Illinois at Urbana-Champaign Thesis M.S. MS:Electr & Computer Eng-UIUC 10KS1200MS