2026-09-19T14:40:00Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/20975 2023-07-10 col_2142_5131 col_2142_8888 com_2142_5130 com_2142_8887 com_2142_234

Patel, Janak H. Roy, Rabindra Kumar 2011-05-07T12:54:41Z 2011-05-07T12:54:41Z 10000-01-01 1992 Linear digital signal processors, commonly implemented using silicon compilers in bit-serial architecture, are very difficult to test for manufacturing defects due to deep sequentiality, low controllability and observability, and high latency. A novel hierarchical testing approach has been proposed, integrating three automatic test generators. FEAST (Functional Extractor and Sequential Test generator) operates at the high level, where the circuit is described as an interconnection of arithmetic modules. SEAT (Sequential Array Test generator) and CREST (Constrained Sequential Test generator) operate at the low level description of the individual modules. FEAST extracts various matrices corresponding to the state space description of the circuit, and the functional constraints that must be satisfied the inputs of the module under test (MUT). The constraints and the description of the MUT are passed to CREST, which generates tests in the binary domain. FEAST translates these tests into the numerical domain to find the numbers to be applied at the primary inputs to achieve the tests at the inputs of the MUT. Since the binary representation of these numbers are inexact due to truncation and roundoff, a novel search-based correction scheme is employed to get the exact solution in binary. SEAT operates on array structures and attempts to generate repetitive tests to apply comprehensive checking experiments to finite state machines within individual cells of the array. SEAT has been very successful on one-dimensional sequential arrays and outperformed an efficient automatic gate-level test generator. The performance of FEAST and CREST was compared with two other approaches, namely automatic test generation at gate level and random test pattern generation for several large circuits. The new techniques recorded the best combination of all of the performance metrics, namely, fault coverage, test efficiency, test length, and computational time. Made available in DSpace on 2011-05-07T12:54:41Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9236586.pdf: 4165864 bytes, checksum: adce8df56c96ac2a71edd653585661dd (MD5) Previous issue date: 1992 Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T14:47:38Z Item is restricted indefinitely. Restriction data tranferred 2014-07-01T11:21:31-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission ETDs are only available to UIUC Users without author permission U of I Only AAI9236586 (UMI)AAI9236586 http://hdl.handle.net/2142/20975 eng Copyright 1992 Roy, Rabindra Kumar Engineering, Electronics and Electrical Automatic test generation for bit-serial VLSI digital signal processors text Electrical and Computer Engineering Electrical Engineering University of Illinois at Urbana-Champaign Dissertation Ph.D.