2026-09-20T23:12:09Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/22966 2023-07-10 col_2142_5131 col_2142_8888 com_2142_5130 com_2142_8887 com_2142_234

Hajj, Ibrahim N. Chung, Pi-Yu 2011-05-07T13:57:29Z 2011-05-07T13:57:29Z 10000-01-01 1994 A CAD tool ACCORD has been developed for design verification and design error correction. ACCORD verifies a gate-level implementation of a design in terms of its functional description. If the functionality of an implementation is incorrect, the tool identifies the error locations and makes corrections automatically. Our approach is based on the simple design error model proposed by Abadir et al. (1). The model includes eight commonly encountered design errors: simple gate replacement, a missing/extra inverter, a missing/extra gate, a missing/extra gate input and an incorrectly placed gate input. The experiment described in (2) showed that the simple design error model covers 98% of the errors made by designers. The main contributions of this thesis are (1) developing an efficient and exact search algorithm for single design error; (2) proposing fast gate correction and line correction procedures; and (3) extending the search and correction methods to rectify multiple design errors. Experimental results on ISCAS and MCNC benchmark circuits show that 100% of single design errors, 68% of two design errors and 54% of three design errors can be corrected by our tool within an hour of CPU time. Made available in DSpace on 2011-05-07T13:57:29Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9416349.pdf: 4021590 bytes, checksum: 496822eb556448103c75e5fca2c6b867 (MD5) Previous issue date: 1994 Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:01:15Z Item is restricted indefinitely. Restriction data tranferred 2014-07-01T11:29:03-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission ETDs are only available to UIUC Users without author permission U of I Only AAI9416349 (UMI)AAI9416349 http://hdl.handle.net/2142/22966 eng Copyright 1994 Chung, Pi-Yu Engineering, Electronics and Electrical Computer Science Diagnosis and correction of logic design errors text Engineering, Electronics and Electrical Computer Science Engineering, Electronics and Electrical Computer Science University of Illinois at Urbana-Champaign Dissertation Ph.D.