2026-09-20T01:00:42Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/23705 2023-07-10 col_2142_5131 col_2142_8888 com_2142_5130 com_2142_8887 com_2142_234

Hajj, Ibrahim N. Li, Ping-Chung 2011-05-07T14:24:00Z 2011-05-07T14:24:00Z 10000-01-01 1994 In this thesis a computer-aided design system for CMOS VLSI circuit hot-carrier reliability estimation and redesign is presented. The system first simulates circuits to determine the critical transistors that are most susceptible to hot-carrier effect (HCE); it then estimates the impact of HCE on circuit performance and employs a combination of design modification strategies to eliminate HCE degradation on the performance. Existing techniques use deterministic circuit or timing simulation to estimate HCE and try to predict the age of the design by incorporating device degradation over time. As a result, all HCE simulators are too slow (especially if linked to SPICE-type circuit simulators) for large circuits, and even when fast simulation techniques are used, a user-specified deterministic input waveform is needed. Hence the results can only represent a small sample of operating conditions. In this thesis we propose a probabilistic timing approach. The advantage of probabilistic simulation is that we can explore the cumulative effects of all possible input waveform combinations in one run. After the simulation phase is completed, the impact of HCE on circuit performance, namely, the increase of delay in digital circuits, is estimated. In this work, we adapt a damaged-transistor model, along with a BDD (Binary Decision Diagram) based critical path identification algorithm, to calculate the delay increase due to HCE. If the performance degradation exceeds a user-specified tolerance limit, several alternative circuit redesign structures can be chosen by the user from a suggested menu. Based on this choice, the system will redesign the critical parts of the circuit to improve circuit performance. Two useful delay optimization methods, transistor reordering and gate sizing, are included in this redesign system. In this thesis, we present the application of probabilistic simulation to oxide reliability as well. The simulation results demonstrate that our approach can accurately and efficiently predict hot-carrier degradation and oxide stress; the information can be used to improve circuit reliability prior to fabrication. Made available in DSpace on 2011-05-07T14:24:00Z (GMT). No. of bitstreams: 2 license.txt: 4922 bytes, checksum: 910b249b4beec47e7ab768910c8f966f (MD5) 9503254.pdf: 3898890 bytes, checksum: 5f66ce26ef8630bd0863988d83d9ef00 (MD5) Previous issue date: 1994 Item marked as restricted to the 'UIUC Users [automated]' Group (id=2) by Howard Ding (hding2@illinois.edu) on 2011-05-07T15:06:17Z Item is restricted indefinitely. Restriction data tranferred 2014-07-01T11:31:49-05:00 Original Data Group with Access UIUC Users [automated] Release Date: none Reason: ETDs are only available to UIUC Users without author permission ETDs are only available to UIUC Users without author permission U of I Only AAI9503254 (UMI)AAI9503254 http://hdl.handle.net/2142/23705 eng Copyright 1994 Li, Ping-Chung Engineering, Electronics and Electrical A simulation and redesign system for circuit hot-carrier reliability text Engineering, Electronics and Electrical Engineering, Electronics and Electrical University of Illinois at Urbana-Champaign Dissertation Ph.D.