<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/oai-pmh.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-09-20T08:34:21Z</responseDate>
  <request identifier="oai:www.ideals.illinois.edu:2142/29639" metadataPrefix="etdms" verb="GetRecord">https://www.ideals.illinois.edu/oai-pmh</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:www.ideals.illinois.edu:2142/29639</identifier>
        <datestamp>2023-07-10</datestamp>
        <setSpec>col_2142_8888</setSpec>
        <setSpec>col_2142_5131</setSpec>
        <setSpec>com_2142_8887</setSpec>
        <setSpec>com_2142_234</setSpec>
        <setSpec>com_2142_5130</setSpec>
      </header>
      <metadata>
        <thesis xmlns="http://www.ndltd.org/standards/metadata/etdms/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.ndltd.org/standards/metadata/etdms/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdms11.xsd http://purl.org/dc/elements/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdmsdc.xsd">
          <dc:contributor>Schutt-Ainé, José E.</dc:contributor>
          <dc:contributor>Bernhard, Jennifer T.</dc:contributor>
          <dc:contributor>Rosenbaum, Elyse</dc:contributor>
          <dc:contributor>Wong, Martin D.F.</dc:contributor>
          <dc:creator>Klokotov, Dmitri</dc:creator>
          <dc:date>2012-02-06T20:08:14Z</dc:date>
          <dc:date>2012-02-06T20:08:14Z</dc:date>
          <dc:date>2011-12</dc:date>
          <dc:date>2012-02-06T20:08:14Z</dc:date>
          <dc:date>2011-12</dc:date>
          <dc:description>The focus of this research is to explore the applications of the finite difference formulation based on the latency insertion method (LIM) to the analysis of circuit interconnects. Special attention is devoted to addressing the issues that arise in very large networks such as on-chip signal and power distribution networks. We demonstrate that the LIM has the power and flexibility to handle various types of analysis required at different stages of circuit design. The LIM is particularly suitable for simulations of very large scale linear networks and can significantly outperform conventional circuit solvers (such as SPICE).</dc:description>
          <dc:description>Item withdrawn by Mark Zulauf (zulauf@illinois.edu) on 2011-11-17T19:56:42Z
Item was in collections:
University of Illinois Theses &amp; Dissertations (ID: 1)
No. of bitstreams: 1
Klokotov_Dmitri.pdf: 6084736 bytes, checksum: 4a40d7d165f512a7eccf3289796059ef (MD5)</dc:description>
          <dc:description>Made available in DSpace on 2012-02-06T20:08:14Z (GMT). No. of bitstreams: 2
Klokotov_Dmitri.pdf: 6084736 bytes, checksum: 4a40d7d165f512a7eccf3289796059ef (MD5)
license.txt: 4065 bytes, checksum: fdd96e94e27841cd3d4cd7e39a4b3fcf (MD5)</dc:description>
          <dc:identifier>http://hdl.handle.net/2142/29639</dc:identifier>
          <dc:language>en</dc:language>
          <dc:rights>Copyright 2011 Dmitri Klokotov</dc:rights>
          <dc:subject>circuit simulation</dc:subject>
          <dc:subject>latency insertion</dc:subject>
          <dc:subject>power integrity</dc:subject>
          <dc:subject>power distribution network analysis</dc:subject>
          <dc:subject>electrothermal analysis</dc:subject>
          <dc:subject>IR drop</dc:subject>
          <dc:subject>Latency insertion method (LIM)</dc:subject>
          <dc:title>Application of the latency insertion method (LIM) to the analysis of large circuit interconnect networks</dc:title>
          <dc:type>Dissertation / Thesis</dc:type>
          <dc:type>text</dc:type>
          <degree>
            <departmentCode>1933</departmentCode>
            <discipline>Electrical &amp; Computer Engr</discipline>
            <disciplineCode>1200</disciplineCode>
            <grantor>University of Illinois at Urbana-Champaign</grantor>
            <level>Dissertation</level>
            <name>Ph.D.</name>
            <program>PHD:Electr &amp; Computer Eng-UIUC</program>
            <programCode>10KS1200PHD</programCode>
            <department>Electrical &amp; Computer Eng</department>
          </degree>
        </thesis>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
