2026-09-22T03:26:25Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/69253 2023-07-11 col_2142_5131 col_2142_8888 com_2142_5130 com_2142_8887 com_2142_234

Wei, You-Pang 2014-12-15T19:04:31Z 2014-12-15T19:04:31Z 10000-01-01 1983 1983 The simulation of VLSI circuits falls beyond the capabilities of conventional circuit simulators like SPICE. On the other hand, conventional logic simulators can only give the results of logic levels "1" and "0" with the attendant loss of detail in the waveforms. The aim of developing large-scale circuit simulation is to bridge the gap between conventional circuit simulation and logic simulation. This research is to investigate new approaches for fast and relatively accurate time-domain simulation of MOS LSI and VLSI circuits. New techniques and new algorithms are studied in the following areas: (1) analysis sequencing (2) nonlinear iteration (3) modified Gauss-Seidel method (4) latency criteria and timestep control scheme. The developed methods have been implemented into a simulation program PREMOS which could be used as a design verification tool for MOS circuits. Made available in DSpace on 2014-12-15T19:04:31Z (GMT). No. of bitstreams: 1 8310021.pdf: 3662695 bytes, checksum: f3e783b844a7d2a8e123202de54b4cab (MD5) Previous issue date: 1983 Embargo set by: Seth Robbins for item 69419 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs U of I Only 171 p. Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1983. http://hdl.handle.net/2142/69253 (UMI)AAI8310021 Engineering, Electronics and Electrical Large-Scale Circuit Simulation (Vlsi, Spice, Premos, Analysis, Sequencing, Nonlinear, Iteration, Gauss-Seidel) text Electrical Engineering Electrical Engineering University of Illinois at Urbana-Champaign Dissertation Ph.D.