2026-09-20T20:22:45Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/71991 2023-07-11 col_2142_5131 col_2142_8888 com_2142_5130 com_2142_8887 com_2142_234

Veidenbaum, Alexander V. Chen, Yung-Chin 2014-12-16T22:23:06Z 2014-12-16T22:23:06Z 10000-01-01 1993 1993 The use of a private cache in each processor of large-scale shared-memory multiprocessor systems can reduce long global memory latency but also introduces the cache coherence problem. Cache design and performance in a large-scale multiprocessor are affected by the cache coherence problem and the cache coherence scheme implemented. The behavior of a parallel program usually differs from that of the same program executed sequentially. Consequently, the cache behaves differently and may not perform as well as the cache in a uniprocessor system. Some results of previous cache studies for a uniprocessor system are less applicable to multiprocessor caches. In this thesis, the cache design and performance using a directory and a software coherence scheme in multistage-interconnection-network-based multiprocessor systems are studied using trace-driven timing simulation of numerical benchmarks. Design complexity and performance trade-offs for both schemes are studied. Their performance problems are analyzed in detail, and several improvements are proposed and evaluated and are shown to be effective in improving the performance. Next, the performance of the directory and software schemes are compared; the simple software scheme is shown to have better performance for numerical programs. The performance advantages and disadvantages of the two schemes are analyzed, and a new coherence scheme combining the best of both schemes is proposed. This new scheme is shown to achieve higher hit ratios. Overall, the global memory remains one of the major performance bottlenecks for a multiprocessor system even though private caches are being used. The effectiveness of memory caches to reduce global memory access latency is demonstrated. Made available in DSpace on 2014-12-16T22:23:06Z (GMT). No. of bitstreams: 1 9314852.pdf: 7502996 bytes, checksum: 07001ed60666bccf6516e6dd4026f59c (MD5) Previous issue date: 1993 Embargo set by: Seth Robbins for item 72157 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs U of I Only 200 p. Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1993. http://hdl.handle.net/2142/71991 (UMI)AAI9314852 Engineering, Electronics and Electrical Cache Design and Performance in a Large-Scale Shared-Memory Multiprocessor System text Electrical Engineering Electrical Engineering University of Illinois at Urbana-Champaign Dissertation Ph.D.