2026-09-20T07:55:57Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/81727 2023-07-11 col_2142_5131 col_2142_10761 com_2142_5130 com_2142_10755 com_2142_234

Sarita Adve Srinivasan, Jayanth 2015-09-25T20:20:10Z 2015-09-25T20:20:10Z 10000-01-01 2006 2006 Overall, this dissertation lays the basic foundation for microarchitectural analysis of lifetime reliability and provides new tools and techniques to handle this critical emerging technology challenge. Made available in DSpace on 2015-09-25T20:20:10Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 3223724.pdf: 3444468 bytes, checksum: 67a72c052576b50172219f0be230a4e5 (MD5) Previous issue date: 2006 Embargo set by: Seth Robbins for item 83008 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs U of I Only 92 p. Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 2006. http://hdl.handle.net/2142/81727 (MiAaPQ)AAI3223724 eng Computer Science Lifetime Reliability Aware Microprocessors text Computer Science Computer Science University of Illinois at Urbana-Champaign Dissertation Ph.D.