<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/oai-pmh.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-09-19T22:53:11Z</responseDate>
  <request identifier="oai:www.ideals.illinois.edu:2142/81928" metadataPrefix="etdms" verb="GetRecord">https://www.ideals.illinois.edu/oai-pmh</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:www.ideals.illinois.edu:2142/81928</identifier>
        <datestamp>2023-07-11</datestamp>
        <setSpec>col_2142_5131</setSpec>
        <setSpec>col_2142_10761</setSpec>
        <setSpec>com_2142_5130</setSpec>
        <setSpec>com_2142_10755</setSpec>
        <setSpec>com_2142_234</setSpec>
      </header>
      <metadata>
        <thesis xmlns="http://www.ndltd.org/standards/metadata/etdms/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.ndltd.org/standards/metadata/etdms/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdms11.xsd http://purl.org/dc/elements/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdmsdc.xsd">
          <dc:contributor>Torrellas, Josep</dc:contributor>
          <dc:creator>Krishnan, Venkata S.</dc:creator>
          <dc:date>2015-09-25T20:21:02Z</dc:date>
          <dc:date>2015-09-25T20:21:02Z</dc:date>
          <dc:date>10000-01-01</dc:date>
          <dc:date>1998</dc:date>
          <dc:date>1998</dc:date>
          <dc:description>Multiprocessor system evaluation has traditionally been based on direct-execution based Execution-Driven Simulations (EDS) where the processor component of the system is not fully modeled. However, using direct-execution to model a superscalar processor has been considered an open problem. In the last part of the thesis, we propose a novel direct-execution framework that allows accurate simulation of wide-issue superscalar processors for both a uni- and multi-processor configuration.</dc:description>
          <dc:description>Made available in DSpace on 2015-09-25T20:21:02Z (GMT). No. of bitstreams: 2
license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5)
9912296.pdf: 6283614 bytes, checksum: 66217ead10186395cdc07f993ab13ef4 (MD5)
  Previous issue date: 1998</dc:description>
          <dc:description>Embargo set by: Seth Robbins for item 83209
Lift date: Forever
Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs</dc:description>
          <dc:description>Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs</dc:description>
          <dc:description>U of I Only</dc:description>
          <dc:description>114 p.</dc:description>
          <dc:description>Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998.</dc:description>
          <dc:identifier>http://hdl.handle.net/2142/81928</dc:identifier>
          <dc:identifier>(MiAaPQ)AAI9912296</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:subject>Computer Science</dc:subject>
          <dc:title>Speculative Multithreading Architectures</dc:title>
          <dc:type>text</dc:type>
          <degree>
            <department>Computer Science</department>
            <discipline>Computer Science</discipline>
            <grantor>University of Illinois at Urbana-Champaign</grantor>
            <level>Dissertation</level>
            <name>Ph.D.</name>
          </degree>
        </thesis>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
