2026-09-21T02:26:18Z https://www.ideals.illinois.edu/oai-pmh

oai:www.ideals.illinois.edu:2142/81934 2023-07-11 col_2142_5131 col_2142_10761 com_2142_5130 com_2142_10755 com_2142_234

Liu, C.L. Saxena, Prashant 2015-09-25T20:21:03Z 2015-09-25T20:21:03Z 10000-01-01 1998 1998 "Multi-layer technologies present additional challenges to the routing of the nets because the layer assignment can have a large impact on the net delays. Traditional approaches cause the first few nets to monopolize the ""good"" layers. Therefore, they perform poorly under the metric of minimizing the maximum net delay. We propose the use of dynamic area quotas to remedy this problem. Our approach is independent of the routing model and the router used, and works very well in practice." Made available in DSpace on 2015-09-25T20:21:03Z (GMT). No. of bitstreams: 2 license.txt: 4848 bytes, checksum: 96035ab3f5e1c23cc7138a224ce498bd (MD5) 9912369.pdf: 4299263 bytes, checksum: 3e41301fb22525923ec964f830ca310d (MD5) Previous issue date: 1998 Embargo set by: Seth Robbins for item 83215 Lift date: Forever Reason: Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs Restricted to the U of I community idenfinitely during batch ingest of legacy ETDs U of I Only 78 p. Thesis (Ph.D.)--University of Illinois at Urbana-Champaign, 1998. http://hdl.handle.net/2142/81934 (MiAaPQ)AAI9912369 eng Mathematics The Retiming and Routing of VLSI Circuits text Computer Science Computer Science University of Illinois at Urbana-Champaign Dissertation Ph.D.