<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/oai-pmh.xsl"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-09-22T02:51:39Z</responseDate>
  <request identifier="oai:www.ideals.illinois.edu:2142/95466" metadataPrefix="etdms" verb="GetRecord">https://www.ideals.illinois.edu/oai-pmh</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:www.ideals.illinois.edu:2142/95466</identifier>
        <datestamp>2023-07-11</datestamp>
        <setSpec>col_2142_8888</setSpec>
        <setSpec>col_2142_5131</setSpec>
        <setSpec>com_2142_8887</setSpec>
        <setSpec>com_2142_234</setSpec>
        <setSpec>com_2142_5130</setSpec>
      </header>
      <metadata>
        <thesis xmlns="http://www.ndltd.org/standards/metadata/etdms/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.ndltd.org/standards/metadata/etdms/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdms11.xsd http://purl.org/dc/elements/1.1/ http://www.ndltd.org/standards/metadata/etdms/1.1/etdmsdc.xsd">
          <dc:contributor>Li, Xiuling</dc:contributor>
          <dc:contributor>Li, Xiuling</dc:contributor>
          <dc:contributor>Rogers, John A.</dc:contributor>
          <dc:contributor>Dallesasse, John</dc:contributor>
          <dc:contributor>Feng, Milton</dc:contributor>
          <dc:creator>Chabak, Kelson D</dc:creator>
          <dc:date>2017-03-01T16:36:46Z</dc:date>
          <dc:date>2017-03-01T16:36:46Z</dc:date>
          <dc:date>2019-03-02T10:15:30Z</dc:date>
          <dc:date>2016-11-09</dc:date>
          <dc:date>2016-12</dc:date>
          <dc:description>This dissertation research effort explores new transistor topologies using three-dimensional nanowire (NW)-array channels formed by both bottom-up and top-down synthesis.  The bottom-up NW research centers on the Au-catalyzed planar GaAs NW assembly discovered at the University of Illinois Urbana-Champaign (UIUC).  The top-down NW research approach involves plasma etching of an emerging wide-bandgap material, Gallium Oxide (Ga2O3), to make arrays of NW channels (or fins) for high-power electronics.  
Bottom-up AlGaAs/GaAs heterostructure core-shell planar NWs are demonstrated on a wafer scale with excellent yield.  Their placement is determined by lithographically patterning an array of Au seeds on semi-insulating GaAs substrate.  The GaAs NWs assemble by lateral epitaxy via a vapor-liquid-solid mechanism and align in parallel arrays as a result of the (100) GaAs crystal plane orientation; then, a thin-film AlGaAs layer conforms to the GaAs NWs to form AlGaAs/GaAs NW high-electron mobility channels.  Radio frequency (RF) transistors are fabricated and show excellent dc and high-frequency performance.  An fmax &gt; 75 GHz with &lt; 2 V supply voltage and ION/IOFF &gt; 104 is measured which is superior compared to carbon-based nanoelectronics and “spin-on III-V NWs”.  A comprehensive small-signal model is used to extract the contributing and limiting factors to the RF performance of AlGaAs/GaAs NW-array transistors and predict future performance.  Finally, a process is developed to show that III-V NWs on sacrificial epitaxial templates can be transferred to arbitrary substrates.  
Top-down NWs were formed from Sn-doped Ga2O3 homoepitaxially grown on semi-insulating beta-phase Ga2O3 substrates by metal-organic vapor phase epitaxy.  First, conventional planar transistors were fabricated from a sample set to characterize and understand the electrical performance as a function of Sn-doping and epitaxial channel thickness.  Second, the high-critical field strength was evaluated to highlight the benefit of using Ga2O3 as a disruptive technology to GaN and SiC.  Lastly, the planar transistor results feed into a design for a top-down NW-array transistor.  The Ga2O3 NW-arrays were formed by BCl3 plasma etching.  A new wrap-gate transistor demonstrates normally-off (enhancement-mode) operation with a high breakdown voltage exceeding 600 V which is superior to any transistor using a 3D channel.</dc:description>
          <dc:description>Submission published under a 24 month embargo labeled 'U of I Access', the embargo will last until 2018-12-01</dc:description>
          <dc:description>The student, Kelson Chabak, accepted the attached license on 2016-11-08 at 06:21.</dc:description>
          <dc:description>The student, Kelson Chabak, submitted this Dissertation for approval on 2016-11-08 at 06:23.</dc:description>
          <dc:description>This Dissertation was approved for publication on 2016-11-09 at 11:40.</dc:description>
          <dc:description>DSpace SAF Submission Ingestion Package generated from Vireo submission #10223 on 2017-02-28 at 14:36:14</dc:description>
          <dc:description>Made available in DSpace on 2017-03-01T16:36:46Z (GMT). No. of bitstreams: 6
CHABAK-DISSERTATION-2016.pdf: 5633629 bytes, checksum: 6c333b4fe2df6bff60d5cfe9011ecb3f (MD5)
APL_RightsLink Printable License.pdf: 151632 bytes, checksum: 79e037c33d9e5f5e129433a09b153ef2 (MD5)
IEEE_Rightslink_by_Copyright_Clearance_Center.pdf: 142979 bytes, checksum: 5eaef0979c96e42cdeb803730fff2427 (MD5)
IOP permissions.pdf: 183469 bytes, checksum: 182ccd7b02b306f1c939ab47ea1af779 (MD5)
LICENSE.txt: 4210 bytes, checksum: 25bf4c2c84149ef95822e5bad2b343f6 (MD5)
NanoLetters_Rightslink_by_Copyright_Clearance_Center.pdf: 139903 bytes, checksum: 5ee7417327eb8e40034a6ce033f5a608 (MD5)
  Previous issue date: 2016-11-09</dc:description>
          <dc:description>Embargo set by: Seth Robbins for item 98582
Lift date: 2019-03-01T16:37:19Z
Reason: Author requested U of Illinois access only (OA after 2yrs) in Vireo ETD system</dc:description>
          <dc:description>U of I Only Restriction Lifted for Item 98582 on 2019-03-02T10:15:30Z.</dc:description>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>http://hdl.handle.net/2142/95466</dc:identifier>
          <dc:language>en</dc:language>
          <dc:rights>Copyright 2016 Kelson Dean Chabak</dc:rights>
          <dc:subject>nanowire transistor</dc:subject>
          <dc:subject>High-electron-mobility transistor (HEMT)</dc:subject>
          <dc:subject>Fin field effect transistor (finFET)</dc:subject>
          <dc:subject>vapor-liquid-solid</dc:subject>
          <dc:subject>gallium oxide</dc:subject>
          <dc:subject>Metal–oxide–semiconductor field-effect transistor (MOSFET)</dc:subject>
          <dc:subject>wrap-gate</dc:subject>
          <dc:title>Three-dimensional field-effect transistors with top-down and bottom-up nanowire-array channels</dc:title>
          <dc:type>text</dc:type>
          <dc:type>text</dc:type>
          <degree>
            <department>Electrical &amp; Computer Eng</department>
            <discipline>Electrical &amp; Computer Engr</discipline>
            <grantor>University of Illinois at Urbana-Champaign</grantor>
            <level>Dissertation</level>
            <name>Ph.D.</name>
          </degree>
        </thesis>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
