Performance Evaluation of Memory Systems for High-Speed Computers
Fu, John Wai Cheong
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/72064
Description
Title
Performance Evaluation of Memory Systems for High-Speed Computers
Author(s)
Fu, John Wai Cheong
Issue Date
1992
Doctoral Committee Chair(s)
Patel, Janak H.
Department of Study
Computer Science
Discipline
Computer Science
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Computer Science
Abstract
High speed computer systems pose two significant problems for memory system designers. How to design memory systems to meet the memory access performance required by the processors and how to evaluate proposed memory designs. This thesis addresses these two issues.
Trace driven simulation, in recent years, has become almost the exclusive technique of choice for evaluating memory system designs. This is expected to remain true for the near future. As the processor cycle time decreases memory access performance contributes more to the overall system performance. Memory system designs need to be evaluated in an accurate and time-efficient manner. To obtain typical behavior memory systems should be evaluated using programs that are realistic and representative of typical programs. However, non-trivial programs generate large traces that have a high computation and storage cost in trace driven simulation. This thesis presents a method for accurate and cost effective evaluation of memory systems with trace driven simulation.
Cache memories have proven to be effective in high speed scalar processors but have typically not been used in vector processors because of perceived poor performance with numerically intensive programs. The second part of this thesis describes how cache memories can be effectively used when executing numerical programs on vector and scalar processors, and multiprocessors. The proposed memory systems are evaluated using trace driven simulation and traces from the PERFECT benchmark set.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
