University of Illinois Urbana-Champaign

Academic Unit
Collection
Author(s)
Keyword(s)
Type of Resource
Showing 61–90 of 11,979 items
Thumbnail for Design and synthesis for testability using architectural descriptions
Design and synthesis for testability using architectural descriptions
Chickermane, Vivekanand

Thumbnail for An Investigation of the Cloze Procedure as a Measuring Device Designed Toidentify the Independent, Instruction , and Frustration Reading Levels Ofpupils in the Intermediate Grades
An Investigation of the Cloze Procedure as a Measuring Device Designed Toidentify the Independent, Instruction , and Frustration Reading Levels Ofpupils in the Intermediate Grades
Alexander, Henry William

Thumbnail for Investigation of system-level ESD induced soft failures
Investigation of system-level ESD induced soft failures
Thomson, Nicholas Adam

Thumbnail for Diagnosis and correction of logic design errors
Diagnosis and correction of logic design errors
Chung, Pi-Yu

Thumbnail for A Model for Simulating Physical Failures in MOS VLSI Circuits
A Model for Simulating Physical Failures in MOS VLSI Circuits
Banerjee, Prithviraj

Thumbnail for A Hardware-Based Approach to Driver Isolation on x86 Linux
A Hardware-Based Approach to Driver Isolation on x86 Linux
Kaplan, David A.

Thumbnail for Switch-Level Timing Simulation of MOS VLSI Circuits
Switch-Level Timing Simulation of MOS VLSI Circuits
Rao, Vasant Bangalore

Thumbnail for Design of Digital Systems Using Self-Checking Alternating Logic
Design of Digital Systems Using Self-Checking Alternating Logic
Woodard, Scott Eugene

Thumbnail for Techniques for automatic test knowledge extraction from compiled circuits
Techniques for automatic test knowledge extraction from compiled circuits
Thearling, Kurt Henry

Thumbnail for Architectural Level Test Generation and Fault Simulation
Architectural Level Test Generation and Fault Simulation
Lee, Jaushin

Thumbnail for A Novel Approach to Improve Testability of Finite State Machines
A Novel Approach to Improve Testability of Finite State Machines
Hsu, Frank Fu-Chang

Thumbnail for Exploring Design Configurations of System Models: From Simultaneous Simulation to Search Heuristics
Exploring Design Configurations of System Models: From Simultaneous Simulation to Search Heuristics
Gaonkar, Shravan

Thumbnail for Phonon imaging
Phonon imaging
Northrop, Gregory Allen

Thumbnail for Knowledge-based testing of VLSI circuits
Knowledge-based testing of VLSI circuits
Brahme, Dhananjay S.

Thumbnail for Monolithic Integration of Thermally Stable Enhancement-Mode and Depletion-Mode Indium Phosphide HEMTs Utilizing Iridium-Gate and Silver-Ohmic Contact Techniques
Monolithic Integration of Thermally Stable Enhancement-Mode and Depletion-Mode Indium Phosphide HEMTs Utilizing Iridium-Gate and Silver-Ohmic Contact Techniques
Zhao, Weifeng

Thumbnail for Logic Design Error Diagnosis and Correction
Logic Design Error Diagnosis and Correction
Chung, Pi-Yu; Wang, Yi-Min; Hajj, Ibrahim N.

Thumbnail for The Architecture of a Large Distributed Logic Associative Memory
The Architecture of a Large Distributed Logic Associative Memory
Lipovski, G.J.

Thumbnail for Transverse and Longitudinal Tunneling in Confined Heterostructures
Transverse and Longitudinal Tunneling in Confined Heterostructures
Bigelow, Jeffrey Mark

Thumbnail for Layout Synthesis of Nmos Gate-Cells
Layout Synthesis of Nmos Gate-Cells
Luhukay, Joseph F.P.

Thumbnail for A Computer Hardware Design Language for Multiprocessor Systems
A Computer Hardware Design Language for Multiprocessor Systems
Mudge, Trevor Nigel

Thumbnail for Abstract Model Specification Using the Möbius Modeling Tool
Abstract Model Specification Using the Möbius Modeling Tool
Doyle, Jay M.

Thumbnail for Delay Fault Testing for Enhanced Full Scan Based Circuits
Delay Fault Testing for Enhanced Full Scan Based Circuits
Sharma, Manish

Thumbnail for iCHARM: Hierarchical CMOS Circuit Extraction with Power Bus Extraction
iCHARM: Hierarchical CMOS Circuit Extraction with Power Bus Extraction
Iimura, Russell Makoto

Thumbnail for PaCo: Probability-based Path Confidence Prediction
PaCo: Probability-based Path Confidence Prediction
Malik, Kshitiz; Agarwal, Mayank; Dhar, Vikram; Frank, Matthew I.

Thumbnail for Exploring Design Configurations of System Models: From Simultaneous Simulation to Search Heuristics
Exploring Design Configurations of System Models: From Simultaneous Simulation to Search Heuristics
Gaonkar, Shravan

Thumbnail for Diagnosis and Correction of Logic Design Errors
Diagnosis and Correction of Logic Design Errors
Chung, Pi-Yu

Thumbnail for Scanning tunneling microscopy and spectroscopy of topological materials and heterostructures in thin films and devices
Scanning tunneling microscopy and spectroscopy of topological materials and heterostructures in thin films and devices
Maximenko, Yulia

Thumbnail for Hierarchical Simulation of MOS Circuits Using Extracted Functional Models
Hierarchical Simulation of MOS Circuits Using Extracted Functional Models
Wehbeh, Jalal Anis

Thumbnail for Spatial segregation in medium cities during the 1990s: the case of Ribeirão Preto, SP – Brazil
Spatial segregation in medium cities during the 1990s: the case of Ribeirão Preto, SP – Brazil
Mattos, Luciana M.

Thumbnail for A Linear-Tune Algorithm for Switch-Level Simulation with Race Detection in a Class of MOS VLSI Circuits
A Linear-Tune Algorithm for Switch-Level Simulation with Race Detection in a Class of MOS VLSI Circuits
Ramachandran, Vijaya